AI Buyer Insights:

Swedbank, a Temenos T24 customer evaluated Oracle Flexcube

Westpac NZ, an Infosys Finacle customer evaluated nCino Bank OS

Cantor Fitzgerald, a Kyriba Treasury customer evaluated GTreasury

Michelin, an e2open customer evaluated Oracle Transportation Management

Moog, an UKG AutoTime customer evaluated Workday Time and Attendance

Citigroup, a VestmarkONE customer evaluated BlackRock Aladdin Wealth

Wayfair, a Korber HighJump WMS customer just evaluated Manhattan WMS

Swedbank, a Temenos T24 customer evaluated Oracle Flexcube

Westpac NZ, an Infosys Finacle customer evaluated nCino Bank OS

Cantor Fitzgerald, a Kyriba Treasury customer evaluated GTreasury

Michelin, an e2open customer evaluated Oracle Transportation Management

Moog, an UKG AutoTime customer evaluated Workday Time and Attendance

Citigroup, a VestmarkONE customer evaluated BlackRock Aladdin Wealth

Wayfair, a Korber HighJump WMS customer just evaluated Manhattan WMS

List of ANSYS Path FX Customers

Apply Filters For Customers

Logo Customer Industry Empl. Revenue Country Vendor Application Category When SI Insight
National University of Ireland, Galway Education 3000 $600M Ireland Ansys Inc. ANSYS Path FX System on Chip Design 2017 n/a
In 2017 National University of Ireland, Galway implemented ANSYS Path FX for Timing and Clock Tree Analysis to support engineering design and simulation workflows across its engineering faculties. The deployment of ANSYS Path FX was positioned to enable advanced analysis workstreams consistent with Timing and Clock Tree Analysis while aligning with existing computational and CAD toolchains used by faculty and researchers. The implementation integrated ANSYS Path FX with established authoring and analysis environments, including SolidWorks and Inventor CAD for geometry and model exchange, Python for scripting and automation, and MATLAB for complementary modelling and post processing. The configuration emphasized iterative design studies and parametric simulation runs, leveraging ANSYS Path FX capabilities for flow and timing analysis alongside Ansys FX fluid mechanics simulation referenced in local practice. Operational coverage focused on engineering labs and research groups where students and researchers executed project based simulation and design tasks, with the application embedded into coursework and research project pipelines. Governance followed a multi year program of capability development, with described investment in skills across software use, model setup, and collaborative project execution rather than a single cutover rollout. Over four years the university built the internal skillset required to design, collaborate, plan projects, and execute on designs, becoming proficient in Python, SolidWorks, Inventor CAD, Ansys FX fluid mechanics simulation, and MATLAB modelling and analysis tool. National University of Ireland, Galway developed the ability to visualise and break down complex systems into smaller issues to solve, reinforcing ANSYS Path FX as a central engineering simulation tool for Timing and Clock Tree Analysis and related modelling activities.
Qualcomm Manufacturing 52000 $44.3B United States Ansys Inc. ANSYS Path FX System on Chip Design 2018 n/a
In 2018, Qualcomm brought up ANSYS Path FX as part of its Timing and Clock Tree Analysis tooling to qualify a fast, path-focused simulation flow for critical timing paths. The initiative centered on bringing up the ANSYS Path FX tool with its fast simulator and distributed computing capability to support targeted path simulation used in timing waiver decisions. The implementation emphasized the simulator core and distributed execution, configured to run critical-path workloads and produce path-level timing datasets for waiver evaluation. ANSYS Path FX was exercised to produce comparable outputs to transistor-level Monte Carlo approaches, with runs designed to emulate the statistical stress tested by full-chip Monte Carlo when focusing on specific timing-critical nets. Qualification and governance included a formal Path FX qualification sequence and side-by-side result comparisons against Hspice and Finesim MC simulations to validate behavioral parity for waiver acceptance. Operational use was centered on timing analysis and signoff workflows within Qualcomm’s design verification and timing signoff teams, with Path FX outputs incorporated into timing waiver evaluation and decision workflows.
Showing 1 to 2 of 2 entries

Buyer Intent: Companies Evaluating ANSYS Path FX

ARTW Buyer Intent uncovers actionable customer signals, identifying software buyers actively evaluating ANSYS Path FX. Gain ongoing access to real-time prospects and uncover hidden opportunities.

Discover Software Buyers actively Evaluating Enterprise Applications

Logo Company Industry Employees Revenue Country Evaluated
No data found
FAQ - APPS RUN THE WORLD ANSYS Path FX Coverage

ANSYS Path FX is a System on Chip Design solution from Ansys Inc..

Companies worldwide use ANSYS Path FX, from small firms to large enterprises across 21+ industries.

Organizations such as Qualcomm and National University of Ireland, Galway are recorded users of ANSYS Path FX for System on Chip Design.

Companies using ANSYS Path FX are most concentrated in Manufacturing and Education, with adoption spanning over 21 industries.

Companies using ANSYS Path FX are most concentrated in United States and Ireland, with adoption tracked across 195 countries worldwide. This global distribution highlights the popularity of ANSYS Path FX across Americas, EMEA, and APAC.

Companies using ANSYS Path FX range from small businesses with 0-100 employees - 0%, to mid-sized firms with 101-1,000 employees - 0%, large organizations with 1,001-10,000 employees - 50%, and global enterprises with 10,000+ employees - 50%.

Customers of ANSYS Path FX include firms across all revenue levels — from $0-100M, to $101M-$1B, $1B-$10B, and $10B+ global corporations.

Contact APPS RUN THE WORLD to access the full verified ANSYS Path FX customer database with detailed Firmographics such as industry, geography, revenue, and employee breakdowns as well as key decision makers in charge of System on Chip Design.