List of Cadence Virtuoso Customers
San Jose, 95134, CA,
United States
Since 2010, our global team of researchers has been studying Cadence Virtuoso customers around the world, aggregating massive amounts of data points that form the basis of our forecast assumptions and perhaps the rise and fall of certain vendors and their products on a quarterly basis.
Each quarter our research team identifies companies that have purchased Cadence Virtuoso for Electronic Design from public (Press Releases, Customer References, Testimonials, Case Studies and Success Stories) and proprietary sources, including the customer size, industry, location, implementation status, partner involvement, LOB Key Stakeholders and related IT decision-makers contact details.
Companies using Cadence Virtuoso for Electronic Design include: AMD, a United States based Manufacturing organisation with 28000 employees and revenues of $25.79 billion, Texas Instruments, a United States based Manufacturing organisation with 34000 employees and revenues of $17.52 billion, MediaTek, a Taiwan based Manufacturing organisation with 21982 employees and revenues of $16.17 billion, ST Microelectronics, a Switzerland based Manufacturing organisation with 51370 employees and revenues of $16.13 billion, Infineon Technologies, a Germany based Manufacturing organisation with 53599 employees and revenues of $13.86 billion and many others.
Contact us if you need a completed and verified list of companies using Cadence Virtuoso, including the breakdown by industry (21 Verticals), Geography (Region, Country, State, City), Company Size (Revenue, Employees, Asset) and related IT Decision Makers, Key Stakeholders, business and technology executives responsible for the software purchases.
The Cadence Virtuoso customer wins are being incorporated in our Enterprise Applications Buyer Insight and Technographics Customer Database which has over 100 data fields that detail company usage of software systems and their digital transformation initiatives. Apps Run The World wants to become your No. 1 technographic data source!
Apply Filters For Customers
| Logo | Customer | Industry | Empl. | Revenue | Country | Vendor | Application | Category | When | SI | Insight |
|---|---|---|---|---|---|---|---|---|---|---|---|
 |
AMD | Manufacturing | 28000 | $25.8B | United States | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2013 | n/a |
In 2013, AMD deployed Cadence Virtuoso to support analog and mixed-signal custom design activities within its Memory Subsystem and IP Design teams. The Cadence Virtuoso implementation was targeted at HBM PHY development and integration of memory subsystem blocks used in next generation FPGAs and ASIC IP, and it was operated alongside AMD design centers including the San Jose site.
The deployment emphasized Cadence Virtuoso capabilities such as schematic capture, layout editing, transistor-level simulation and SPICE-driven analog verification, layout versus schematic and design rule checking, parasitic extraction and PDK-based process integration. These modules were used to produce tapeout-ready custom blocks and to generate handoff artifacts for digital physical closure and verification.
Cadence Virtuoso was integrated into a heterogeneous EDA toolchain including Synopsys DC Compiler for synthesis, PrimeTime for static timing analysis, VCS for RTL simulation, and Cadence SPICE and IC Compiler for circuit simulation and physical implementation respectively. The environment supported RTL to GDS coordination, constrained-random and UVM testbench handoffs, and workflows that connected analog IP development to silicon verification and board level characterization.
Operational governance for the Cadence Virtuoso rollout included scripted automation using Perl, Tcl, Shell and Python to assemble design automation flows, explicit handoff checkpoints between RTL, physical design and verification teams, and regular cross-discipline review cycles with distributed project teams. The implementation embedded Cadence Virtuoso into AMD's Electronic Design ecosystem to support RTL to GDS implementation, physical design closure and silicon bringup workstreams.
|
 |
GlobalFoundries | Manufacturing | 14000 | $6.8B | United States | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2017 | n/a |
In 2017 GlobalFoundries implemented Cadence Virtuoso as a core component of its Electronic Design toolset for analog and mixed signal integrated circuit work. The implementation was positioned alongside Cadence Xcelium, NCSim and Simvision to support simulation and waveform debug in the verification portion of the design flow.
Cadence Virtuoso was configured to support schematic capture, custom layout and PDK-aware physical design activities, with emphasis on parasitic-aware layout and design library management consistent with foundry flows. The use of Cadence Virtuoso for layout and schematic tasks was complemented by Xcelium and NCSim for circuit simulation and regression validation, and Simvision for interactive waveform analysis and debug.
Operational coverage focused on design engineering teams responsible for analog and mixed signal blocks, with toolchain integration into handoff and tapeout workflows that connect design verification to manufacturing release processes. The implementation emphasized library version control, PDK alignment and reproducible signoff pathways to ensure handed files met foundry requirements.
Governance practices included tool configuration management, design library control and structured release gating to enforce process and design rule compliance across engineering teams. The combined Cadence Virtuoso, Xcelium, NCSim and Simvision stack anchored Electronic Design activities and provided a unified environment for schematic, layout and simulation functions at GlobalFoundries.
|
 |
Infineon Technologies | Manufacturing | 53599 | $13.9B | Germany | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2019 | n/a |
In 2019, Infineon Technologies deployed Cadence Virtuoso for Electronic Design to standardize analog and mixed signal schematic entry and generator workflows. The implementation centered on maintaining and improving analog generator chains for front end and back end design while aligning tool behavior with the needs of internal engineering teams and external customers and vendors.
The Cadence Virtuoso Software Suite was instrumented alongside specific module workstreams including netlisting toolchains for cdl and Verilog, testbench generation using ADE XL, and Cadence EAD support. Infineon also positioned Design System development and maintenance as a primary capability, extending the platform with in house software for AMS circuit design using SKILL, TCL, and PEARL scripting where applicable.
Operational integration emphasized Unix and Linux environments and batch compute orchestration using LSF server farms to support automated netlisting and testbench runs. The scope of the deployment covered analog design methodology, schematic entry, front end and back end design groups, and ongoing liaison with customers and vendors worldwide, with a primary engineering site in Munich Germany.
Governance was organized around a Design System owner model, with responsibilities for improvement maintenance and debugging of netlisting tools and leadership of testbench generation tools. The staffing model referenced a Technical Ladder for deep technical ownership and thought leadership to sustain toolchain evolution and stakeholder support for Cadence Virtuoso within Infineon Technologies.
|
 |
|
Manufacturing | 21982 | $16.2B | Taiwan | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2025 | n/a |
|
|
|
|
Education | 2431 | $345M | United States | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2025 | n/a |
|
|
|
|
Manufacturing | 34200 | $13.2B | Netherlands | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2021 | n/a |
|
|
|
|
Manufacturing | 731 | $342M | United States | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2021 | n/a |
|
|
|
|
Manufacturing | 51370 | $16.1B | Switzerland | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2021 | n/a |
|
|
|
|
Manufacturing | 34000 | $17.5B | United States | Cadence Design Systems | Cadence Virtuoso | Electronic Design | 2019 | n/a |
|
Buyer Intent: Companies Evaluating Cadence Virtuoso
Discover Software Buyers actively Evaluating Enterprise Applications
| Logo | Company | Industry | Employees | Revenue | Country | Evaluated | ||
|---|---|---|---|---|---|---|---|---|
| No data found | ||||||||